Memory Administration Unit > 게시판

• 목록
• 답변
• 글쓰기
• 게시판 리스트 옵션
  • 수정
  • 삭제

In modern systems, packages usually have addresses that entry the theoretical maximum memory of the computer structure, 32 or sixty four bits. The MMU maps the addresses from every program into separate areas in bodily memory, which is mostly a lot smaller than the theoretical most. This is feasible because programs not often use giant quantities of memory at anyone time. Most fashionable working programs (OS) work in concert with an MMU to provide digital memory (VM) support. The MMU tracks memory use in fixed-size blocks often known as pages. If a program refers to a location in a web page that is not in physical Memory Wave Protocol, the MMU sends an interrupt to the operating system. The OS selects a lesser-used block in memory, writes it to backing storage akin to a hard drive if it has been modified because it was read in, reads the page from backing storage into that block, and units up the MMU to map the block to the initially requested page so this system can use it.

This is known as demand paging. Some easier actual-time operating techniques do not help virtual memory and do not need an MMU, but still need a hardware memory safety unit. MMUs generally present memory protection to dam attempts by a program to entry memory it has not previously requested, which prevents a misbehaving program from utilizing up all memory or malicious code from studying data from one other program. Zilog Z8000 household of processors. Later microprocessors (such because the Motorola 68030 and the Zilog Z280) positioned the MMU together with the CPU on the identical integrated circuit, as did the Intel 80286 and later x86 microprocessors. Some early methods, especially 8-bit techniques, used very simple MMUs to perform bank switching. Early methods used base and bounds addressing that further developed into segmentation, or used a fixed set of blocks instead of loading them on demand. The distinction between these two approaches is the size of the contiguous block of memory; paged techniques break up principal memory right into a collection of equal sized blocks, while segmented programs typically permit for variable sizes.

In segmented translation, a memory deal with incorporates a segment quantity and an offset throughout the section. Segments are variable-length, and will have permissions, comparable to read, write, and execute, associated with them. A segment is loaded into a contiguous area of bodily memory. Usually, the segment quantity is used as an index right into a section table; each entry in the segment table holds the deal with of the world of physical memory, the length of the phase, and other data similar to permission flags. This type has the benefit of simplicity; the memory blocks are continuous and thus solely the 2 values, base and restrict, have to be saved for mapping purposes. The disadvantage of this method is that it leads to an effect referred to as external fragmentation. This occurs when memory allocations are released but are non-contiguous. On this case, sufficient memory may be accessible to handle a request, however this is unfold out and can't be allotted to a single phase.

On techniques where programs start and cease over time, this will ultimately lead to memory being extremely fragmented and no massive blocks remaining; on this case, segments would have to be moved in memory, and their segment desk entries modified to replicate the new physical tackle, to make a contiguous house large sufficient for a segment obtainable. Some fashions of the PDP-11 16-bit minicomputer have a segmented memory administration unit with a set of web page address registers (PARs) and web page description registers (PDRs); this maps an 16-bit virtual handle to an 18-bit bodily handle. The PDP-11/70 expands that to supply a 22-bit bodily deal with. Zilog Z8010, Memory Wave Protocol but many other examples exist. The Intel 8086, Intel 8088, Intel 80186, and Intel 80188 present crude memory segmentation and no memory safety. The 16-bit section registers permit for 65,536 segments; every phase begins at a fixed offset equal to 16 occasions the segment number; the section starting handle granularity is 16 bytes.